·					1	Appendix B	indi	Ö				ŷ.							
7	40-cell Bit Patterns and	3it Pe	atte	su.		Timi imi	ng f	or S	SR(Timing for SSR(Read/Buck/Boost)	J/Bu	ck/E	3008	£					
	F					P2 E	P2 Bit Pattern	ttern	¥	Modules	4 مح	2				PS	P2 Hex	; - ; v - v	F
Action	e -	15	14	13	12	1-1	10	6	8 7	9	5	4	8	2	-	ा ा	Code	Action	9 = -
Read			-			-	-	_					\vdash						
Zero all outputs		0	0	0	0	0	0	-	0	0	0	0	0	0	0	00 00 0	0		
Settle after turn off	1ms					_	_		_					-	-				
Select cell 1		-	-	0	7-	0	0	0	1	-	0	1	0	0	0	р 0	0p0p		
Settle SSR's	sw g							L											
Read cell 1					-	\vdash	\vdash	_					\vdash						
Zero all outputs		0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	00 00 0	0		
Settle after turn off	1ms			\vdash		_	\vdash	_	_				_						
Select cell 2		-	F	-	0	0	0	0	1	-	-	0	0	0	0	- 6	e1e1		
Settle SSR's	siu g												-	_					
Read cell 2							_	$oxed{\mathbb{H}}$					\vdash	\vdash	_				
Zero all outputs		0	0	0	0	0	0) 0	0 0	0	0	0	0	0	0	00 00 0	0		
Settle after turn off	1ms						_						H						
Select cell 3		1	1	0	-	0	0	1 (1 0	1	0	1	0	0	1	р 0	d2d2		
Settle SSR's	sw g																		
Read cell 3				\dashv				Щ	Щ										
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0	0		
Settle after turn off	1ms													_					
Select cell 4		1	1	1	0	0	0	.][1 1	1	1	0	0	0	1	1 e	e3e3		
Settle SSR's	5 ms							L											
Read cell 4							L						_			•			•
Zero all outputs		0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	00 00 0	0		
Settle after turn off	1ms		\exists			\dashv	\Box	Н						\dashv	-				
			F	0	Ŧ	0	-	0	1	-	0	-	0	-	0	р 0	d4d4		
Settle SSR's	5 ms						_								-				

Time Time 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 10 10 1	4	40-cell Bit Patterns and I	f Pe	otte	ns .	and		ing	for	SSR	(Re	ad/E	iming for SSR(Read/Buck/Boost)	/Bo	ost)					
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0	Action	Timo					P2	Bit P	atteri	•	Jodu	-						P2 Hex	Action	Timo
fms 0	Action	<u> </u>	15	14	13	12		1 0	6	8	7							Code	Action	Allia
1ms 0	Read cell 5		H		H	H		\vdash	\exists	H								;		
Ims 1 1 1 0 0 1 0 1 1 1 1 1 0 0 0 1 0 1 0 1	Zero all outputs		ᅙ	0	0	0	0	0	0	0	0							00 00		
5ms 1 1 1 0 0 1 1 1 0		1ms					_													
5 ms 1 ms 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Select cell 6		1	1	1	0	0	1	0	1	-	1			Ŀ			6565		
1ms 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		5 ms										\vdash								
1ms 0	Read cell 6		Н	Н	Н	Н					_	-								
5ms 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0	Zero all outputs		0	0	0	0	0	0	0	0	0							00 00		
5ms 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0		ıms																		
5ms 1	Select cell 7		-	-	0	F	0	-	-	0	1		0	0				9p9p		
1 ms		5ms									L	H	Ш			Ш			•	
1 ms 0	Read cell 7															·				
1 ms 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1	Zero all outputs		0	0	0	0	0	0	0	0	0							00 00		
5ms 1		lms		Н										Ш				*		
5ms 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	•	•	-	F		0	0	-	-	-	-	-					1	e7e7		
1 ms		Sms	\dashv	\exists		٦		\dashv	\vdash	\dashv	\dashv	_								
1 ms 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Read cell 8		\exists	\exists	\exists	\exists		\dashv		_	\dashv	_	_							
1 ms 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 5ms 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Zero all outputs		0	0	0	0	0	0	0	0	0							00 00		
5ms 1 1 0 1 1 0	urn off	lms						\dashv	\square	\vdash										
5ms			ᅱ	ᅱ	0	-	F	0	0	0	-				_			d8d8		
1ms		Sms		\dashv	7			\dashv			\dashv	\dashv	_			\Box			-	
1ms	Read cell 9		1	7			\dashv	\dashv	\dashv	-	-	_			_ļ					
1ms			ᅙ	이	0	0	히	히	ᅴ	0	ᅴ	\Box			\Box	\sqcup	_	00 00		
5 ms		ıms	\dashv	7	1	1	7	\dashv	\dashv	\dashv	\dashv	-	_	_						
5 ms			=	=	=	0	-	0	0	-	-					_		696 9		
1ms		5 ms	7		7	1	1	\dashv		+	-	\dashv			_	_	_			
1ms 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Read cell 10		\dashv	ᅥ	\dashv	\exists		\dashv		_	-	-								
1ms	Bucking		7	7	7	7	7	7	7	Ĺ	+						\perp	0000		
1ms	1		3	ᆉ	╕	╛	╛	╡	╡	ᆉ	╛		\perp	\perp	\perp	\perp		00 00		
5 ms 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0		lms	+	7	\forall		\forall	\dashv	+	\dashv	\dashv	\perp		4						
			=	न	허	-	9	허	허	히	-	\perp		_	\sqcup			0606		
		5 ms	\dashv	\dashv	7	\dashv	1	1	1	\dashv	-	\dashv	_						•	
Read Cell	Read cell 1		\dashv		\dashv	\dashv	\dashv	\dashv	\dashv	_	-	\dashv	_	_	\Box					

7	40-cell Bit Patterns and	it P	atte	rns	and	-	ning	fo f	SSF	(Re	ad/	iming for SSR(Read/Buck/Boost)	8 8	ost			·		
Action	Timo					P2	Bit	Bit Pattern	•	Modules	iles 1	& 2					P2 Hex	Action	Į.
	D	15	14	13	12	11	10	6	8	7	9	5	4	3	2	_	O Code	Action	D
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms													-	-	Н			
Select cell 2		1	0	-	0	0	0	0	1	1	0	1	0	0	0	0	1 a1a1		
	2 ms								_	\vdash	\vdash	-	L	\vdash	L	_			
Read cell 2								-	_	\vdash	H		L	L	\vdash	L			
Zero all outputs		0	0	ō	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms							-	_	-	_	_			_	_			
Select cell 3		1	0	0	-	0	0	-	0	-	0	0	 -	0	0	_	0 9292		
Settle SSR's	sw g									<u> </u>		_	L	<u> </u>					
Read cell 3										<u> </u>	\vdash	<u> </u>	L	_	<u> </u>	L			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0) 0	0	0) 0	00 00 0		
Settle after turn off	1ms			П						\vdash	\vdash		L	L	H	L			
Select cell 4		1	0	1	0	0	0	1	٠ 1	1	0	1	0	0	0	1	1 a3a3		
Settle SSR's	5 ms										_	\square				_		·	
Read cell 4							-	•			-					Ц			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0) [0	0	0) 0	00 00 0		
urn off	1ms																		
Select cell 5		1	0	0	1	0	1	0	0	1	0	0	1	0	1) 0	0 9494		
Settle SSR's	5 ms							H	H						_				
Read cell 5											\vdash		, Y-						
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0) 0	0	0) 0	00 00 0		
urn off	1ms									Н	\vdash								
Select cell 6		-	0	-	0	0	-	0		-	0	-	0	0	1	. 0	1 a5a5		
S	5 ms																		
Read cell 6																			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0) 0	00 00 0		
urn off	1ms													_		•			
Select cell 7		-	0	0	1	0	-	1	0	1	0	0	-	0	1	1	9696 0		
S	5ms		П	П					-	Н	\vdash	\blacksquare			Н				
Read cell 7															\Box				
Zero all outputs		ᅙ	0	히	0	0	.	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms							H	\dashv	H	-	H	·	Н	Н	$\mid \downarrow \mid$			

	40-cell Bit Patterns and	it Pa	ıtter	rns	and	Tim	ing	for	SSR	(Re	ad/B	uck	Timing for SSR(Read/Buck/Boost)	ost)					
Action						P2	Bit P	P2 Bit Pattern	I٠	Modules	I —	& 2	-				P2 Hex	40.40 A	1:12
ACTION	ııne	15	14	13	12	11	10	6	8	7	9	5 4	4 3	2	-	0	Code	ACTION	e iu
Select cell 8		ļ	0	1	0	0	1	1	1	1	. 0	1 (0 0	1	1	۱	a7a7		
Settle SSR's	5ms											L							
Read cell 8								\vdash				_							
Zero all outputs		0	0	0	0	0	0	0	0	0) 0) 0	0 0	0 1	0	0	00 00		
Settle after turn off	1ms						_	-		_	L	_							
Select cell 9		F	0	0	-	-	0	0	0	-	0	0	_	0	0	0	8686		
Settle SSR's	5ms						-	-		_		_							
Read cell 9								-		-									
Zero all outputs		0	0	0	0	0	0	0	0	0) 0	0	0 0	0	0	0	00 00		
Settle after turn off	1ms		H	Н			_	H				Ш							
Select cell 10		-	0	1	0	1	0	0	1	1		1	0 1	0	0	1	a9a9		
Settle SSR's	5 ms			Н			\dashv	\dashv	Н		\sqcup								
Read cell 10																			
Boosting	-	-	-	•	•	-	-		Ĺ		Ц								
Zero all outputs		0	히	히	히	9	0	0	히	0	<u></u>	0		의		0	00 00		
Settle after turn off	1ms		\dashv	\dashv	1	\dashv	\dashv	\dashv	\dashv	_	_	-							
Select cell 1		9	ᅱ	0	-	0	0	0	0	0	=	0	0	0	0	0	5050		
Settle SSR's	5 ms		_								_								
Read cell 1			-	1			\dashv	\dashv	-		_	_						-	
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms		\exists				\Box												
Select cell 2		9	-	-	0	0	0	0		0	-	-	0	0	0	1	6161		
Settle SSR's	5 ms			\exists	٦	\dashv	\dashv	\dashv	\dashv			\dashv		_					
Read cell 2							-		_										
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms			\exists			\dashv				\dashv	Ш							
Select cell 3		0	-	ō	-	0	0	-	0	0	-	0	0	0		0	5252		
Settle SSR's	5 ms		7	1	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv							
Read cell 3					\dashv	\dashv	\dashv	\dashv	\dashv	\dashv		Ц		ot	oxed				
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00		
Settle after turn off	1ms		_		\dashv	\dashv	\dashv	\dashv	\dashv	4	\dashv	\dashv							
Select cell 4		0	\exists	ᅱ	0	0	0	-	=				0	0		1	6363		

	40-cell Bit Patterns and T	it Pe	atte	rns	and		jing	ming for SSR(Read/Buck/Boost)	SSF	(Re	ad/l	Buci	k/Bc	ost	⊕				
Action	Time					2	嵩	P2 Bit Pattern	· -	Modules	les 1		-		 		Ľ.	Action	Time
		15	44	13	12	Ξ	9	6	8	/	9	2	4	3	5	_	0 Code)
Settle SSR's	5 ms									Н					Н	Н		•	
Read cell 4						П	H	\forall	Н	H	H		Н		Н	Щ		·	
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms												-		_	_			
Select cell 5		0	1	0	1	0	F	0	0	0	1	0	<u>_</u>	0	1	0	0 5454		
Settle SSR's	5 ms		П				П	-	_	<u> </u>	_			L	_	\vdash			
Read cell 5		Ė		┢		┢	\vdash	\vdash	_	_		_	_	_	_	L			
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0	1	
Settle after turn off	1ms	_	Г				-	\vdash	_	<u> </u>	H			_					
Select cell 6		0	1	1	0	0	F	0	1	0	1	1	0	0	1	0	1 6565		
Settle SSR's	5 ms	H	\vdash			\Box	\vdash		\vdash	\vdash	-	_	_	-	-	L			
Read cell 6							Н	H			_			_					
Zero all outputs		0	0	0	0	0	0	0	0	0	0	- 0	0	0	0	0	00 00 0		
Settle after turn off	1ms							_		Н									
Select cell 7		0	1	0	1	0	-	-	0	0	F	0	1	0	-	-	0 5656		
Settle SSR's	5ms							\vdash		\dashv									
Read cell 7									-	-	H								
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms						\dashv	\dashv		H	\dashv	\dashv	Ц	Н		_			
Select cell 8		0	ᅱ	ᅱ	0	0	-	-	-	0	-	-	0	0	—	-	1 6767		
Settle SSR's	5ms	7	\dashv					_		\dashv	-			\dashv					
Read cell 8		_	\dashv			\dashv			\dashv	\dashv	\dashv	\dashv	\dashv	4	4	\dashv			
Zero all outputs		0	이	0	이	힉	0	0	0	0	0	0	0	0	0	0	00 00 0	**	
Settle after turn off	1ms	1	\dashv							\dashv	_	$\dot{-}$	_						
Select cell 9		0	ᅱ	0	Ξ	ᅱ	0	0	0	0	1	0	-	1	0	0	0 5858		
Settle SSR's	5ms							\vdash		Н		\dashv	Н		Н				
Read cell 9		1					\dashv	\dashv	\dashv	\dashv	_	\dashv	4	\dashv	_			_	
Zero all outputs		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00 00 0		
Settle after turn off	1ms	\dashv	\dashv			1		\dashv	+	\dashv		\dashv			_				
Select cell 10	•	0	ᅱ	ᅱ	0	-	9	0	౼	0	-	-	0	-	0	0	1 6969		
Settle SSR's	5 ms		\dashv	1		\dashv	+	\dashv	-	-	$\frac{1}{1}$	\dashv		\dashv	\dashv	-			
Read cell 10		\dashv	\dashv	\dashv	\exists	\dashv	\exists	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	\dashv	4			

	P8 Hex	2000	00		පි			8		e1			00		d2			00		е3		00	d4	
	٦	>	0		이			0		1			0		0	7		0		F		0	0	
	4 7	†	0		힉	7		0	_	0			0		-	7		0		-		0	0	
	Module	V	0		이			0		0			0		이	\dashv		0		0		0	_	
	• `	7	0		이			0		0			0		히	\dashv		0		0		0	0	
	ter	1	0		F			0		0			0		-			0		0		0	-	
•	it Pa	न	0		힉			0		+	_		0		히			0		=		0	 0	
	P8 Bit Pattern	1	0		F		-	0		1		_	0		-	7		0		-		0	-	
<u>-</u> '		寸	0		티	7	_	0		-			0	_	-	7	7	0	\dashv	=		0	-	
7 & 8	Time																							
Additional Bit Patterns for Ports 7 & 8	Action										•							3						
Patterns	P7 Hex.	9000	00		용			8		e1			00		d2			8		е3		00	d4	
Bit	٦	7	0		ী			0		-			0		0			0		키		0	0	
nal	6 3	1	0	1	ণ			0		0		_	0		ᅱ			이		=		0	0	
itio	Module	1	0		이			0		0			0		이			이		이		0	-	
Add	ا د	7	0	\exists	ণ			0		0			0		이			힉		ᅙ		0	 0	
	Pattern	7	0		三			0		0			0			1		이		0		0	Ŧ	
	Bit Pa	7	0		힉			0		-			0		힉	\top	\neg	이		-	7	0	0	
	P7 E		0		一			0		1			0	\dashv	F	\forall	\dashv	힉		티		0	F	
		1	0	-	-		1-	0		1			0	1	ᅱ	\top	_	이	7	-	\dashv	0	-	

	P8 Hex	Code		8	e5		5	3	မွ		8		e7			8	89			8	6				8		90	
				\perp	_	Ц		\perp	Ц		<u> </u>	Ц	\downarrow	_	\downarrow	\rfloor												Ш
		0		0			\bot		0		0					0	0			0	_				0	_['	0	
	le 4	1			0		9	2		·	0		~		Ī	গ	0			0	C				ল	ľ	٥	
	Module	2			一	П	-	5	-		0		-	╗	1	ণ	0			0	C			•	ল	T	٥	
	١,	3		히	10	П	1	7	0	Ť	0		힉		1	힉	7			0	1		П	•	ᅙ	7	9	П
	P8 Bit Pattern	4	H		0	П	7	7	F		0	П	0	1	7	이	-			이	d	1		•	하	1	-	\sqcap
	it Pa	5		9	-		-	5	0		0	Н	=	7	7	허	0		_	히	+	\top	H	•	하	+	키	П
	28 B	9	\vdash	न	┢	Н	-	+	-	+	0		-	\forall	+	허	+	\vdash		9	+	+	H	•	허	+	+	\forall
	ľ	7	\vdash	하	+	H	-	╡	-		6	Н	-	+	+	허	+-			허	╁	+	Н	•	허	+	+	Н
ŀ	H	Н	H	1	+	Н	+	+	Н		+-	Н	\dashv	1	\dashv	\dashv	+	\vdash	Н	\dashv	+	╁	Н		\dashv	\dashv	+	H
7 & 8	i F	9									-																	
or Ports	A CHOO	ACIIOII																										
Additional Bit Patterns for Ports 7 & 8	P7 Hex	Code		8	e5		8	3	9p		8		e7			8	88			8	6		-		8		06	
] <u>3</u> ;	厂	0	П		-	П	1	7	0		0		-			이	0			이	-				이	(٦	П
lal	e 3	1		9	0	П	1	1	F		0		ᅱ	7	1	허	0			이	6	1		•	이	1	寸	П
tio.	Module	2		하	+	П	-	5	F		6		ᅱ	7	1	히	10		П	히	10	1	Н	•	न	†	十	T
ddi	Σ.	3	H	 	10	Н	7	=	0		6	H	히	7	1	허	┿			허	+	+	Н	-	허	+	╡	Н
4	lern	4	H	 	0	H	-	=	-	,	0	Н	0	\dashv	-	허	+	-	÷	 	-	+	H	•	ᆉ	+	+	H
	P7 Bit Patterr	5	H	┥	-	H	+	+	0	+	6	$ \cdot $	-	\dashv	-	허	-	\vdash	H	 	+-	+	H	-	ᆉ	+	╬	\forall
	7 Bit	9	\vdash	╣	╬	H	-	-	-		6	H	=	-		ᆉ	+-	-	H	ᆉ	+-	+	Н	•	ᆉ	+,	+	\dashv
		7	H	+	-	H	-	5	-		6	H	-	\dashv	4	哥		-	Н	ᆉ		+	dash		ᅴ	+	+	+
		Ш	Ц	\perp		Ш	\bot		Ш					\perp	\perp						丄					\perp	\perp	Ш

	P8 Hex	Code	00	10	3		00	0	35		5	3	a3			00	94		8	100	aS		5	3	96		00
	П	0	0	+	+		0	1	╕		10	2	┢	T		0	0		히	7	†	+	c		0		0
	4	1	이	7	1	ļ.	0	寸,	Ħ	1	6	1	-	T		0	0	1	히	7	寸	$^{+}$	10	1	-		
	Module	2	P		十		0	7	╕			1	10	T	Ħ	0	=	\dashv	하	7	†	+	c	1	-		
	$ \cdot $	3		70			0	1	গ	1	c	1	10			0	ᅙ		힉	7	1	1	6	7	0		0
	P8 Bit Pattern	4	0		1	T	0	1	7		C	1	10			0	Ŧ	1	이	1	1	Ť	c	1	F		0
:	3t Pe	2	0	1	1		0	(7		10	1	┝			0	0		힉	7	7	T	Tc		0		0
	P8 E	9	0	6	1		0	1	5		C	1	0			0	0			7	1	\top			0		0
		7	0	7	1		0	7	1		7	1	-			0	-		0	7	7	1	c		-		
7 & 8	Time																										
for Ports	Action										-																
Additional Bit Patterns for Ports 7 & 8	P7 Hex	Code	00	10	3		00	8	35		5	3	a3			00	94		8	ű	g		00	3	96		8
Bit		0	0	1			0	ď	٦	Ì	C	2	-			0	0		ী	T	1	Ī	C		0		0
nal		1	0	0			0	7	7		10	1	-			0	이			-	7		C	1	-	\exists	0
litio	Module	2	0	c)		0	(7		C	2	0			0	司		ী	7	7		7		F		
Adc	اءًا	3	0	0	Ì		0	(7		C	2	ō			0	0		0	•	7		C	2	0		0
	Bit Patterr	4	0	C	Ì		0	Ţ			C		0			0	٦		0	C	2		c	Ì	-		0
	Bit P	5					0	(C		_			0	0		0	7			c)	0		0
	P71	9		C	<u>'</u>		0	٢	2		0		0			0	0		0	(2		C		0		0
		7	0				0				J					0			0	7		1	C	·	-		<u> </u>

	P8 Hex	Code	a7		00		98		00	:	ау			00		50			00	3	ō		00		52			00	63
		0	-	T	0		0		0	Ţ	T		1	0		0			이	7	7	T	0		0			이	-
	9 4	-	F	\top	0	T	0		0	4	5	\top	1	0	Г	0			히	-	寸	†	10	┢	F	٦		이	十
	Module	2	F	1	0	T	0		0	1	키	╁	1	0		0			히	7	1	\dagger	0		0			히	
	Σ.	3	0	\top	0	T	目	+	0	 	=†	+	1	0		0		1	히	1	1		0		0	T		0	
	ttern	4	0	7	0	T	F		0	4	ᄒ	\top		0		-			이	4	1	1.	0		-			0	0
,	it Pa	5	1	\top	0	T	0		0	1	=†	+	┪.	0	-	0	-	7	허	+	+	\dagger	0	_	0	\dashv	\exists	히	+
	P8 Bit Pattern	9	0		0	\vdash	0		0	1	す	\dagger	1	0	-	-		1	허	7	+	\dagger	0		-			허	+
		7	-	\top	0	\vdash	-		0	+	=	\dagger	1	0	_	0		1	허	-	1	\dagger	0		0		\dashv	하	0
Additional Bit Patterns for Ports 7 & 8) Action	-															•												9
atterns	P7 Hex	Code	a7		8	•	98		00		ay			00		20			8	64	5		8		52			00	63
Bit I		0	-		0		0		0	7	寸	1	1	0		0			ণ	7	1		0	_	0			이	目
<u> </u>	e 3	1	F	寸	10	<u> </u>	0	1	0	1	키	1	1	0		0		1	이	.	1		0		-		7	이	1-
itio	Module	2	F	1	10		া		0	(키	T	1	. 0		0			이	4	1	1	0		0			이	
Add	2	3	0		10	Γ	F		0	7	7	T	1	0		9			이	-	7	:	0		न	7		이	0
`	Pattern	4	0		0		一		0	(গ		1	0		F		٦	이	٥	7		0		-			이	.0
	Bit Pa	5	-	\top	10	T	0	十	0	1	F		1	0		0		\dashv	이	+	1		0		0			히	-
	P7 E	9	0	\top	10		0	\top	0	(₹	\top	1	0		F		\dashv	0	7	†		0		F		\neg		1
		7	-		0		-		0	Ţ			-	0		0			<u></u>	-	1		0		0			<u> </u>	0

	_		_	1 1		\neg			1 1	T		$\overline{}$	\neg	$\overline{}$		-	7-7						
	P8 Hex	Code		00	74	j	5	3	65		8	26		00	29		8	58		5	3	69	
		0	\Box	0	-	>	-	>	-	11	0	0			-			10	\Box	-	7	1=1	
	4	-	H	0	-	>	-	1	0	++	=	-	+	6	-	\dagger	h	0	H	-	1	0	
	dule	2	\vdash	6	+	-		1	-	++,	╅	+	+	6	-	\dashv		10	H	- -	╅	6	
	- Module 4	3	\forall	0	-	>	-	+	0	+ + +	하		+	6	0		6	+		-	1	╁┤	
		4	\dashv	0	+	-		> -	0	+	╡	╁	+	0	0		6	-		- -	+	0	
	Patt	5	\dashv	0	-	,	-	+	-	+	=	0	+		-	+		0			╁	+	
	P8 Bit Pattern	9	+	0	+	-	-	-	 - -	++,	+	-	+		+	-		+	H	- -	╬	\vdash	•
	Д.	7	\dashv	0		5	-	-		+-1,	╬		+		0	+	-		Н		+		
	Ш	_		Ш									1.	Ш	لـلــ	\perp			Ш			Ш	
`oX	Time	=							•			•											
for Ports 7 &	Action										-										•		
Patterns for Ports 7 &		Code		00	54	ţ,	S	S	65			56		00			00	28		5	3	69	
Bit Patterns for Ports 7 &	_			00 0	Z.				1 65		00	0 56		00	1 67	·	00 0	0 28		5		1 69	
nal Bit Patterns for Ports 7 &	P7 Hex	Code				D										·							
itional Bit Patterns for Ports 7 &	P7 Hex	0 Code		0	c		C		·		0	0		0	-		0	0		c		1	
Additional Bit Patterns for Ports 7 &	_	1 0 Code		0	C	-	C		0		0	1		0	-		0	0				1	
Additional Bit Patterns for Ports 7 & 8	- Module 3 P7 Hex	2 1 0 Code		0 0 0	0	-	0		0 1		0 0 0	1 0		0 0	- -		0 0	0 0				0 0 1	
Additional Bit Patterns for Ports 7 &	- Module 3 P7 Hex	3 2 1 0 Code		0 0 0	0				0 1 0		0 0 0	1 0		0 0 0	0 1 1		0 0 0	0 0				1 0 0 1	
Additional Bit Patterns for Ports 7 &	- Module 3 P7 Hex	4 3 2 1 0 Code		0 0 0 0					0 0 1 0 1		0 0 0 0	1 0 1 1 0		0 0 0 0	0 0 1 1		0 0 0 0	1 1 0 0 0				0 1 0 0 1	
Additional Bit Patterns for Ports 7 &	attern - Module 3 P7 Hex	5 4 3 2 1 0 Code		0 0 0 0 0					1 0 0 1		0 0 0 0 0	0 1 0 1 0		0 0 0 0 0	1 0 0 1 1		0 0 0 0 0	0 1 1 0 0 0				1 0 1 0 0 1	